Planar fully depleted silicon technology to design competitive SOC at 28nm and beyond

This document considers the challenges to obtain competitive silicon technology for the upcoming generation of System-On-Chip ICs. It suggests planar fully depleted technology deserves serious interest.